Abstract-A fully integrated GaAs MESFET active inductor is presented in this paper with independent voltage tunable inductance and series-loss resistance. The measured inductance is tunable from 65 to 110 nH in the frequency range from 100 MHz to 1.0 GHz. The measured loss resistance is independently tunable over a 5.6-to +20.8-range corresponding to a 0.26 and 0.65 V change in dc tuning voltages, respectively.
With a suitable design, dc voltage tunability can be introduced without the use of varactor diodes. This offers greater tuning flexibility than a varactor diode provided the parameter to be tuned can be made sufficiently sensitive to the controlling voltage. One common means of accomplishing this is by varying the bias conditions for one or several devices in the circuit such that large changes in the device transconductance or channel conductance can be achieved.
This method was used by Lucyszyn and Robertson [1] in a novel circuit with both inductance and series-loss tunability. Their circuit realized an inductance that could be tuned over a small range of values, while the factor could also be set to be large at an arbitrary frequency. This circuit showed very narrow-band performance as a result of a strong frequency dependence of the series resistance realized by the circuit.
Alinikula et al. [2] described a different topology, which offered more flexible dc voltage tuning control. With this technique, an FET was biased in its linear region as a variable resistor allowing control of the frequency at which the lowest loss occurred. For narrow bandwidths, a large factor was realized, but as with the previous design, the loss resistance showed a strong frequency dependence.
A similar technique was used by Sinsky et al. [3] to introduce voltage tunability in several active impedance synthesizing circuits using second-generation current conveyors (CCII ). Tunability was accomplished by replacing a single resistor in a CCII feedback network with a single FET with zero drain-to-source voltage bias. Each CCII was implemented as a cascaded array of GaAs MESFETs to obtain sufficiently high gain. This required many large FETs in addition to off-chip biasing circuitry, resulting in significant space requirements on-chip.
DC tuning of the series-loss resistance was also used in a novel design described by Haigh [4] . An inductive circuit was implemented by using two integrators terminated in a capacitance and connected in a feedback loop realizing a gyrator action. Although the resonant frequency remained independent of series-loss resistance tuning, the circuit showed a large positive loss resistance for frequencies below the resonant frequency.
An alternative method of dc voltage tuning was proposed by Yong-Ho et al. [5] , in which the positive supply voltage was used to tune the factor. The design expanded on a common enhancement method using a single FET with active inductive feedback. Although the inductance was tunable over a wide range by varying the loss resistance of the active feedback cir- cuit, the series loss could only be set to zero for a narrow range of frequencies.
In this paper, a novel active inductor topology presented in [6] has been adapted to offer dc voltage tuning control. In this design, an inductor with a series loss is realized where the series-loss resistance of the circuit remains frequency independent and tunable over a broad range of values including zero by changing the dc gate bias voltage of a single FET. The inductance is also independently voltage tunable over a wide range by changing the dc gate bias voltage of a second FET. With this new tuning method, tuning of either the inductance or the series loss has negligible impact on the other parameter and complete independence is maintained. This is a significant improvement over the tuning method presented in [6] , in which two separate capacitors were used to vary the inductance and series loss. With the capacitive tuning method previously proposed, the inductance remained independent of series-loss resistance tuning as the loss tuning capacitor was changed. Each inductance adjustment, however, required a single adjustment of the series-loss tuning capacitor to restore the loss back to the desired value. In addition to orthogonal tuning, this new tuning method introduces fewer parasitics than using varactor diodes and extends the inductance tuning range by an additional 20 nH in comparison to the capacitive tuning method.
II. CIRCUIT DESIGN
The schematic of the active inductor with dc tuning voltages is shown in Fig. 1 . The circuit consists of two stages, including a voltage to current conversion at the input port and a six FET frequency-dependent voltage generator. The six FET voltage generator formed by to , , , and generates two voltages and such that the difference is a linear function of the input port voltage and is proportional to the load impedance . By setting the input port current proportional to with a simple voltage-to-current conversion formed by , , and , a gyrator action is achieved. This results in an input impedance that consists of an inductance and a series-loss resistance . Small-signal analysis of the circuit in Fig. 1 under the constraint that results in expressions for and given as
where The equivalent series inductance and series-loss resistance can be varied by changing the gate-bias voltages and , respectively. To enable independent voltage tuning of and , and must be biased such that the transconductance of each device is a strong function of its respective gate bias voltage. The bias points used for and in the described design are shown in Fig. 2 .
With each device initially biased at 35% (Point B) of the steady-state maximum drain current (68 mA, in this case) as shown, a 0.04-to 0.06-A/V transconductance swing was achieved corresponding to a 0.9-to 0. 
which are the same equations given in [6] , where capacitive tuning via and was used to adjust and . Changing via enables dc voltage tunability of the inductance by introducing a mismatch between and making the term in (1) and (2) nonzero. To get expressions for and as functions of their respective tuning voltage, an equation relating the FET transconductance to its corresponding bias conditions must be obtained. All theoretical results given by (1) and (2) in the following section are expressed in terms of transconductances to avoid complicated modeling and measurement of each device's transconductance as a function of its gate bias voltage. Many bias-dependent transconductance expressions exist in the literature [7] and can be adapted to model a specific process if theoretical voltage-dependent equations are required.
Independent tuning of and can only be achieved provided , , and change in proportion to as is varied. This is achieved by the circuit since is varied by changing its drain current , which, in turn, causes a proportional change in the drain currents of , , and and, hence, their transconductances also change proportionally.
Since the drain of is connected to the drain of , and will change proportionally to when is varied, however, these currents will not be identical. For the results shown in the following section, the assumption was made, which was confirmed by measurement and simulation to be a reasonable approximation.
For independent tuning of and , must be independent of changes in and, similarly, must not be affected when is varied. When the approximation is used, the predicted and given by (1) and (2) suggest a stronger interaction between and tuning than actually measured. Regardless of this, (1) and (2) do accurately predict the absolute values, as well as the actual measured tuning range of both and . The transconductance must be made much smaller than all other device transconductances and can be reasonably approximated in (1) and (2) as a linear function of . given by (2) is frequency independent and in (1) can also be approximated as frequency independent for frequencies higher than 100 MHz.
III. RESULTS
The fabricated circuits used for all measurement results reported were implemented with a commercial 1-m GaAs MESFET process. Since dc tunability of both the inductance and series-loss resistance is achieved by varying the dc-bias current of specific devices in the circuit, the total supply current varied over a 15-40-mA range using a 6-V supply. The die photo of the implemented circuit is shown in Fig. 3 . The total chip area consumed was 900 m 700 m.
Simulation results using HP/EEsof Libra along with the measured effect of varying to tune the series equivalent inductance are shown in Fig. 4 . As is made more negative, the drain current in decreases, while the drain current in remains unchanged because its gate bias voltage stays constant. This causes , , , and to decrease, resulting in an increase in the inductance in accordance with (1) .
The theoretical effective tuning range of from (1) is shown in Fig. 5 . The values used (0.04-0.06 A/V) correspond to the same tuning range in used in the measurements (from 0.59 to 0.85 V), resulting in a theoretical tuning range for from 55 to 102 nH, as compared to the 65-110-nH tuning range measured as shown in Fig. 4 .
For very large inductance values, starts to increase as is made very small and is approaching cutoff. This is shown in Fig. 4 for the case when V resulting in an inductance of 110 nH. This effect is modeled by (2) as is made much smaller than . Tuning of is accomplished by varying the gate bias voltage . As is made more negative, the drain currents in , , and decrease, resulting in a decrease in the transconductance of each device and, hence, a decrease in . The simulated tuning range in is shown in Fig. 6 . The corresponding measured series-loss curves are shown in Fig. 7 for the same tuning conditions and several other tuning values to demonstrate the wide dynamic tuning range in . Simple first-order analysis shows that as is varied, a small series capacitance is added to the inductor equiva- shown in Fig. 9 over the effective bandwidth of the circuit. These effects are not apparent until low frequencies around 100 MHz. Analysis and measurements confirm that this capacitance always remains small and negligible regardless of provided that any change in is reflected in an equal change in both and . For the results given, was set constant at 0.06 A/V. As shown in Fig. 9 , has the greatest influence when A/V as a result of the larger mismatch between and . As this mismatch is decreased, the effects of become more negligible.
Use of to adjust the series-loss gives fully orthogonal tuning with respect to the inductance tuning via . Alternatively, it can be shown through a first-order analysis similar to that given previously that the gate bias voltage for FET shown in Fig. 1 can also be used to give reasonably independent tuning of over a limited range. The measured effect of varying this bias voltage is shown in Fig. 10 . The measurement results show the introduction of a small reactive component when is used to tune . This makes preferable for tuning since only the series real resistance is altered as is varied.
IV. CONCLUSION
A GaAs active inductor design has been presented with independently voltage adjustable inductance and series-loss resistance. Analytic expressions for the inductance and series-loss resistance have been presented. The circuit described was fabricated and tested in a commercial 1-m GaAs MESFET process. First-order analysis, simulations, and measurements were found to be in good agreement.
